#### CONTENT

68010 MICROPROCESSOR EXCEPTIONS
MULTISYNC MAIN BOARD MEMORY MAP
MULTISYNC/DRIVER SOUND INTERFACE
TIMING FOR MULTISYNC II ROMS
MULTISYNC TURBO - DISPLAY FORMATS
MULTISYNC TURBO - SPECIFICATIONS
COMMON VARIABLES FOR GSPTST
PARTS LIST SPECIFICATION:

ASSY, SUB, MULTISYNC PCB - REV/F

ASSY, SUB, MULTISYNC PCB - H.D. - REV/C

ASSY, H.D. COMPACT MULTISYNC PCB - REV/C

ASSY, MULTISYNC PCB - R.D.PANORAMA - N.A. - REV/A

ASSY, MULTISYNC BOARD SET - R.D. RAMA - N.A. - REV/C

ASSY, H.D. COMPACT MULTISYNC PCB - GERMAN - REV/A

ASSY, H.D. COMPACT MULTISYNC PCB - GERMAN - REV/D

ASSY, COMPACT MULTISYNC - R.D. N. AMERICA - REV/E

ASSY, H.D. COMPACT MULTISTING - BRITISH - REV/A

ASSY, COMPACT MULTISYNC PCB - BRITISH - REV/D

ASSY, STUN RUNNER MULTISTAC FCB - IRELAND - REV/C

ASSY, STUN RUNNER MULTISYNC PCB - REV/D

ASSY, PROGRAMMED MEMORY & LOGIC, MULTISYNC PCB STEEL TALONS - REV/A

ASSY, STEEL TALONS, MULTISYNC PCB - REV/B
ASSEMBLY, SUB, MULTISYNC PCB - REV/F
SCHEMATIC MULTISYNC PCB - REV/F

e following error messages are used in Self-Test. (Game Messages are documented separately.)

Some of the following Error Messages are caused by hardware problems. Others may result from software bugs that have heretofore escaped detection.

The English word of the error message is listed first, followed by the German translation in parenthesis.

BUS ERROR

\_\_\_\_\_

(BUS FEHLER)

A Bus error signal is produced by the hardware when a memory access is not completed in a reasonable amount of time.

At the start of each memory cycle, the Flip-Flop at 100K is set, enabling the counter at 160E. If the memory cycle is not terminated within 8 microseconds by a Data Acknowledge (DTACK), Valid Peripheral Address (VPA), or a RESET, the counter at 190E produces a Bus Error signal.

Most memory accesses run at maximum speed (500 ns) and are hardwired to produce DTACK. However, the GSP, the MSP, and the DUART can cause the 68010 to wait for them by delaying DTACK. A memory access to the DUART is guaranteed to cause a Bus Error when the DUART is not working or if it is missing.

example of a Bus Error is:

BUS ERROR

11111111 33333333

2222 4444

R

'11111111' is the address being accessed when the Bus Error occurred.

'2222' is the data at address '111111111'.

'R' means it was reading address '111111111'. ('W' would mean it was Writing to address '111111111'.)

'33333333' is the address of the next instruction (or maybe the second instruction) to be fetched into the cache after the instruction which caused the Bus Error.

'4444' is the Data of address '33333333'

IMN

I is an unused hardware input that would cause a 68010 non-maskable interrupt it were used. If an NMI occurs it is probably a hardware problem associated with the 74LS148 Priority Interrupt Controller at 170H.

An example of an NMI Error is:

NMI 11111111

'11111111' is the address of the next instruction (or maybe the second instruction) to be fetched into the cache after the instruction which caused the Error.

ADDRESS ERROR (ADRESS-FEHLER)

An Address Error occurs when the processor attempts to access a word or a long word at an odd address. This is usually the result of a program error.

An example of a Address Error is:

ADDRESS ERROR 11111111 2222 R 33333333 4444

111111' is the address being accessed when the Address Error occurred.

'2222' is the data at address '111111111'.

R means it was reading address '11111111'.

(W would mean it was Writing to address '11111111'.)

'3333333' is the address of the next instruction (or maybe the second instruction) to be fetched into the cache after the instruction which caused the Address Error.

'4444' is the Data of address '33333333'

# ILLEGAL INSTRUCTION (FALSCHE ANWEISUNG)

An Illegal Instruction Error occurs when the 68010 encounters the OP Code for an instruction that is not in the 68010 instruction set. This is usually the result of a program error.

An example of a Address Error is:

ILLEGAL INSTRUCTION 11111111

'11111111' is the address of the next instruction (or maybe the second truction) to be fetched into the cache after the instruction which caused Error.

A Zero Divide Error occurs when a Divide Instruction attempts to divide by Zero is is usually the result of a program error.

An example of a Zero Divide Error is:

ZERO DIVIDE 11111111

'11111111' is the address of the next instruction (or maybe the second instruction) to be fetched into the cache after the instruction which caused the Error.

CHK INSTRUCTION (CHK ANWEISUNG)

The Check (CHK) Instruction is a feature of the 68010 that is not used in this product. It would normally be used by the software to indicate a subscript is out of bounds. If one occurs it may mean that a Program ROM is bad.

An example of a CHK Instruction Error is:

CHK INSTRUCTION

11111111

'11111111' is the address of the next instruction (or maybe the second instruction) to be fetched into the cache after the instruction which caused the Error.

(TRAPV ANWEISUNG) APV INSTRUCTION

me TRAPV Instruction is a feature of the 68010 that is not used in this product. It is normally used by the program to indicate an arithmetic overflow. If one occurs it may mean that a Program ROM is bad.

An example of a TRAPV Instruction Error is:

CHK INSTRUCTION

11111111

'11111111' is the address of the next instruction (or maybe the second instruction) to be fetched into the cache after the instruction which caused the Error.

#### PRIVILEGE VIOLATION

The PRIVILEGE VIOLATION Error is produced by a feature of the 68010 that is not used in this product. It is normally used by the program to indicate that a program running in User mode has attempted to execute an instruction available only to a program running in Supervisor mode. In this product all programs run in Supervisor mode. If one occurs it may mean that a Program ROM is bad.

An example of a PRIVILEGE VIOLATION Error is:

VILEGE VIOLATION 11111111

.111111' is the address of the next instruction (or maybe the second instruction) to be fetched into the cache after the instruction which caused the Error.

(SPUR)

TRACE Error is produced by a feature of the 68010 that is not used in this duct. If one occurs it may mean that a Program ROM is bad.

An example of a TRACE Error is:

TRACE 11111111

'11111111' is the address of the next instruction (or maybe the second instruction) to be fetched into the cache after the instruction which caused the Error.

\_\_\_\_\_

FORMAT ERROR (FORMAT FEHLER)

The FORMAT Error is produced by a feature of the 68010 that is not used in this product. If one occurs it may mean that a Program ROM is bad.

An example of a FORMAT Error is:

FORMAT ERROR 11111111

'11111111' is the address of the next instruction (or maybe the second instruction) to be fetched into the cache after the instruction which caused the Error.

NITIALIZED INT VEC (FALSCH UNTERBRECHUNG)

The UNINITIALIZED INT VEC Error is produced by a feature of the 68010 that is not used in this product. If one occurs it may mean that a Program ROM is bad.

An example of an UNINITIALIZED INT VEC Error is:

UNINITIALIZED INT VEC 11111111

'11111111' is the address of the next instruction (or maybe the second instruction) to be fetched into the cache after the instruction which caused the Error.

\_\_\_\_\_\_

SPURIOUS INTERRUPT (UNGEWOLLTE UNTERBRECHUNG)

The SPURIOUS INTERRUPT Error is produced by a feature of the 68010 that is not used in this product. If one occurs it may mean that a Program ROM is bad.

An example of a SPURIOUS INTERRUPT Error is:

SPUROUS INTERRUPT 11111111

'11111111' is the address of the next instruction (or maybe the second truction) to be fetched into the cache after the instruction which caused Error.

### TRAP (FALLE)

TRAP Error is produced by a feature of the 68010 that is sometimes used ing development but which is not used on production versions of the product. If one occurs it may mean that a Program ROM is bad.

An example of a TRAP Error is:

TRAP 11111111

'11111111' is the address of the next instruction (or maybe the second instruction) to be fetched into the cache after the instruction which caused the Error.

#### ERROR MESSAGES FROM THE GAME PROGRAM

The following is a list of the various run time errors that can sur while the game program is running. These errors can sur during game play and attract mode, as well as in the operator screens, set controls, and disable broken controls items in the self test menu. Included is a description of what the error means and possible causes.

When one of these errors happens, the error message is displayed on the screen, and for some errors the place where the error occurred and the values in the processor registers are also displayed. This information is kept on the screen for 10 seconds or so, after which the watch dog is no longer accessed and the watch dog circuitry resets the game. If you want the game to hang up with the error message on the screen so you can copy the information down, disable the watchdog and the information will stay on the screen until the game is manually reset or powered off.

The number of each type of error that has happened since the error info was last cleared is stored in non-volatile RAM. You can read and clear this error table from the operator screens entry in the self-test menu. If you see a red message "BAD CHECKSUM, DATA MAY BE INVALID", the error table information was never cleared, or the game was powered off during the zero power memory test, or something is wrong with the zero power RAM. Any numbers you see in the table if this message is displayed are suspect, especially if they are very large. Try 2 zero power RAM test, then clear the errors and let the game 1 for a while and see what happens.

#### WATCH DOG RESET

You will never get a message about this error, but it is kept track of in the table in the operator screens.

The watch dog reset count keeps track of the number of times the game program crashed while running, for any reason. Any of the other errors in the table will add to the watch dog error count if the watch dog is enabled, so if you get 6 GSP timeout errors (for example) you should also get at least 6 in the watch dog error count.

Basically any hardware or software problem which happens while the game is running can cause entries in the watch dog error count. In addition, strong power line glitches, or someone resetting the game board while the game is running will also add to the count.

#### BUSS ERROR

This error means that the 68000 tried to access an address and didn't get the DTACK signal. Problems with the GSP, the MSP, the DUART, or the DTACK circutry could cause this.

#### ADDRESS ERROR

This means that the 68000 tried to do a word wide access to an odd address. It is most likely caused by a software bug. The old self test programs (before version 8.6) have a bug that generates an address error sometimes when you run the ADSP memory test and the memory is bad.

#### ILLEGAL INST ERROR

This means that the 68000 tried to run an instruction that does not exist. This is probably caused by EPROM problems; try checksumming the ROMS.

#### DIVIDE BY ZERO ERROR

The 68000 tried to divide something by zero. Could be a software bug or EPROM problem; try checksumming the EPROMS.

#### CHK INST ERROR

TRAP ERROR

#### PRIV VIOL ERROR

The 68000 tried to execute an instruction it shouldn't have. Could be a software bug or EPROM problem; try checksumming the EPROMS.

#### GSP HANDSHAKE ERROR

Something went wrong with communication between the 68000 and the GSP. Try running the GSP tests.

#### RAD POLY BUF ERROR

An invalid polygon buffer was received from the ADSP. Possible causes are bad object EPROMS on the ADSP board, hardware problems on the ADSP board, and software bugs. Try running the ADSP tests, especially the ADSP EPROM checksum tests.

#### MSP TIME OUT ERROR

This is caused by the MSP crashing. Try running the MSP tests.

#### ADSP TIME OUT ERROR

This is caused by the ADSP crashing. Possible causes are bad object EPROMS on the ADSP board, hardware problems on the ADSP board, and software bugs. Try running the ADSP tests, especially the ADSP EPROM checksum tests.

### GSP TIME OUT ERROR

This is caused by the GSP crashing. Possible causes are hardware or software problems with the GSP, and hardware or software problems with the ADSP. Try running the GSP tests and the ADSP tests.

#### GENERIC ERROR

One of a number of software error checks in the game failed. Could be caused by EPROM problems, or possible software bugs. The message displayed on the screen when the generic error happens will give a clue to what is wrong.

#### NMI ERROR

A non-maskable interrupt was received by the 68000. This is almost certainly caused by problems with the interrupt circuitry on the 68000, since this interrupt is not used.

#### SPUR EXPTN ERROR

An unknown exception was received by the 68000. Check the EPROM checksums.

#### ILLEGAL ERROR CODE

There was an invalid code passed to the error function. Possible software bug, try checking the EPROM checksums.

```
_______
/ROMEN: Program ROM {Read Only}

0000 - 01 FFFF ROM 0

128K Bytes - Secf Test (Downloader @ 1000)

10000 - 03 FFFF ROM 1

128K Bytes

128K Bytes
/ROMEN: Program ROM {Read Only}
/NBUS Naked Bus
     60 0000 {R/W} SCOM IC
     60 4000 {R} Reset SCOM IC (Address Strobe)
     60 4000 {W} Latches on Address Strobe (Data is ignored)
              60 4000 LED 1 off
              60 4002 LED 2 off
              60 4004 LC10FF
60 4006 LC20FF
60 4008 ZP1WEN
                                                       * Aux Control 1 Low (Latched)
* Aux Control 2 Low (Latched)
              60 4008 ZP1WEN * ZeroPower RAM Enable 1 (Latched)
60 400A ZP2WDIS * ZeroPower RAM Disable 2 (Latched)
              60 400C GSP Reset Low
60 400E MSP Reset Low
              60 4010 LED 1 on
              60 4012 LED 2 on
              60 4014 LC10N
60 4016 LC20N
                                                       * Aux Control 1 High (Latched)
* Aux Control 2 High (Latched)
              60 4018 ZP1WDIS
60 401A ZP2WEN
                                                       * ZeroPower RAM Disable 1 (Latched)
                                                        * ZeroPower RAM Enable 2 (Latched)
              60 401C GSP Reset High
60 401E MSP Reset High
     60 8000 {W}
                             Clear Watch Dog (Address Strobe)
     60 C000 {R}
                            SW1
                            Option Switch 7
              D15
                                                                     ('0' = on)
                            Option Switch 6
Option Switch 5
                                                                     ('0' = on)
              D14
              D13
                                                                     ('0' = on)
                                                                   ('0' = on)
('0' = on)
('0' = on)
('0' = on)
('0' = on)
              D12
                            Option Switch 4
                          Option Switch 3
Option Switch 2
Option Switch 1
Option Switch 0
              D11
              D10
              D9
              D8
                            Coin Switch 1
                                                                                      ('0' = on)
              D7
                                                                                      ('0' = on)
              D6
                            Coin Switch 2
              D5
                            Self-Test Switch
                                                                                      ('0' = on)
              D4
                            8 Bit ADC, End of Conversion = '1'
                            12 Bit A/D, End of Conversion = '1'
              D3
              D2
                            Vertical Sync from GSP
              D1
                            Horizontal Sync from GSP
                            Diagnostic Switch
                                                                                      ('0' = on)
              D0
      60 C000 {W} Clear Timer IRQ (Address Strobe)
```

```
/EXTBUS: Expansion Bus (2 MB)
```

81 8000

```
80 0000 Driver ADSP
```

```
{R/W} ADSP Program Memory 24K Bytes (32K space)
80 0000 - 80 7FFF
                   Word or Longword access only
                   PMD0 - PMD15 ==>
                                      68010
                                              DO - D15
                   PMD16 - PMD23 ==>
                                      68010
                                              D0 - D7
                                                        A1=0
```

80 8000 - 80 BFFF {R/W} ADSP Data Memory 16K Bytes Word or Longword access only

81 0000 - 81 3FFF {R/W} Buffer Memory 16 K Bytes Word or Longword access only

81 8000 {W} Latches on Address Strobe (Data is ignored)

```
81 8002
           LED 2 on
81 8004
           unused
81 8006
           Buffer Control Low
81 8008
           unused
81 800A
           ADSP Bus Request Low
81 800C
           ADSP Halt Low
           ADSP Reset Low
81 800E
           LED 1 off
81 8010
81 8012
           LED 2 off
81 8014
           unused
81 8016
           Buffer Control High
81 8018
           unused
```

LED 1 on

81 801A ADSP Bus Request High

ADSP Halt High 81 801C 81 801E ADSP Reset High

{W} Clear the Interrupt Generated by the ADSP. 81 8060

83 8000 {**R**} Read Status D0 = /DIRQ, D1 = XFLAG

Note: The 68010 MUST set ADSP Bus Request Low before accessing ADSP Program Memory or ADSP Data Memory.

The ADSP internal address space is documented separately.

### Main Board Memory Space for the Sound Board:

84 0000 W	MAINWR	Main writes to 'Main Latch', Sets 'Main Flag'
84 C000 W	SRES	Main resets Sound Processor
84 0000 R 84 4000 R	MAINRD MAINSTAT	<pre>Main reads 'Sound Latch', resets 'Sound Flag' Main reads Status:    D15 = 'Main Flag'</pre>

D14 = 'Sound Flag'

D13 = '0'D12 = '1'

```
Disk Interface
85 0000
   0000 - 8D FFFF
                       ADSP II Graphics RAM (12)
8C 0000 - 8F FFFF
                       ADSP Graphics RAM Bd
90 0000 - 9F FFFF
                       RAM (1M)
/LSBUS LS Bus
A0 0000
        {R}
A0 0000
        {W}
                /WRO, Write to Shifter Interface and Coin Counters
                Latches on Address Strobe (Data is ignored)
        A0 0000
       A0 0002
                SEL 1 Low
        A0 0004
                SEL 2 Low
       A0 0006
                SEL 3 Low
        8000 OA
                SEL 4 Low
        A0 000A
        A0 000C Coin Cointer 1 off
        A0 000E Coin Counter 2 off
       A0 0010
        A0 0012
                SEL 1 High
       A0 0014
                SEL 2 High
        A0 0016
                 SEL 3 High
        A0 0018
                 SEL 4 High
        A0 001A
        A0 001C Coin Counter 1 on
        A0 001E Coin Cointer 2 on
A8 0000 {R}
               /SW2, Sixteen External Switch Inputs DO - D14
                        D15 = /SCBUSY
                        D14 = /OPTO CENTER FLAG
A8 0000
        {W}
                /WR1, Shifter Interface Latch, D8 - D15
BO 0000
         {R}
                /RD2, Read 8 Bit A/D
BO 0000
        {W}
                /WR2, Steering Wheel Latch, D8- D15
B8 0000 {R}
               /RD3, Read 12 Bit A/D
B8 0000 {W}
               /WR3, A/D Control
                        D8 - AD12BS
                                        12 Bit A/D Byte Select
                        D7 - AD12CON
                                        12 Bit A/D Write
                        D6 - AD12B
                                        12 Bit A/D Address 1
                        D5 - AD12A
                                        12 Bit A/D Address 0
                        D3 - ALE, SC
                                       8 Bit A/D Write
                        D2 - ADDC
                                       8 Bit A/D Address C
                                      8 Bit A/D Address B
                        D1 - ADDB
                        DO - ADDA
                                       8 Bit A/D Address A
```

/HSBUS: Hot Stuff Bus {R/W}

· · · C	0000	GSP	Graphics	System	Processor
	0000 0002		HSTADRH HSTADRH		
C0 - C0	0004 0006		HSTADRL HSTADRL		
C0	0008 000A		HSTCTL HSTCTL		
C0	000C 000E		HSTDATA HSTDATA		

The Host Addresses are double mapped to permit Long Word Data Writes in Host auto-increment mode.

The GSP internal memory is documented separately.

C0 4	1000	 MSP	Model	System	Processor
	4000 4002		HSTADRH HSTADRH		
	4004 4006		HSTADRL HSTADRL		
	4008 400A		HSTCTL HSTCTL		
	400C 400E		HSTDATA HSTDATA		

The Host Addresses are double mapped to permit Long Word Data Writes in Host auto-increment mode.

The MSP internal memory is documented separately.

/RAMEN: Ram and DUART {R/W}

FF 0000 DUART
FF 4000 - FF 4FFE ZRAM (4K Bytes, only 2K even bytes loaded)

FF 4000 - FF 4FFE ZRAM (4K Bytes, only 2K ever FF 8000 - FF BFFF RAM 0 (16K Bytes) FF C000 - FF FFFF RAM 1 (16K Bytes)

The ZRAM Clock/Calender Locations are documented separately.

\_\_\_\_\_\_

# Interrupts:

Priority	Source	68010 Interrupt Level
1	DUART IRQ	6
2	Timer (4 ms)	5
3	LINK IRQ	4
4	GSP IRQ	3
5	ADSP IRQ	2
6	MSP IRQ	1

Bus Errors: If DTACK is not generated as required, BERR will be asserted.

e Turbo has 1 MB of VRAM and fills at a maximum rate of 48 MPixels/sec; the MultiSync has 512KB VRAM and fills at a maximum rate of 24 MPixels/sec.

In POLY Mode, each word writes only 8 pixels. They are:

The Scroll register scroll moves it a maximum of 8 pixels. Changing the HSync Register moves it either 4 or 8 pixels depending on the sync configuration.

In order to accomodate the SCOM IC, the SW1 Address has been moved to 60 C000. (see COMN.ASM)

SCOM is at 60 0000 (R/W). /SCBUSY is at D15 on SW2 (A8 0000). SCOM is reset by address SCRES (60 4000) as well as by System Reset.

# multiSync Display Modes

BCLK, VCLK, and SPEED are the jumper plugs by which the different sync modes are selected. The GSP Sync Registers must also be programmed appropriately.

Medium Speed:	512 x 384	BCLK  16MZ	VCLK  4MHZ	SPEED  none	XOSC4  not used
Standard Speed:	320 x 240	QB (6.6)	QB (6.6)	A,C	40 MHz
	640 x 240 512 x 240	QB (13.3) QB (10)	QB/2 (6.6) QB/2 (5)	B A,B	11
Fast Standard (16.5 KHz Horiz., 53.6 Hz Vert.)	512 x 288	QB	QB/2	В	32 MHz

The Multisync/Driver Sound Interface is a 16 bit parallel interface with all handshaking.

THE 68010 on the Multisync Board writes to a 16 bit latch (MAINWR). This Write also sets a flag (MAINFLAG) that can be read by both the 68010 on the Multisync board and by the 68000 on the Driver Sound Board.

When the 68000 on the Sound Board reads the latch (SOUNDRD), MAINFLAG is cleared. This is how the 68010 knows that the data has been read by the Sound Board.

When MAINFLAG is set by the MultiSync 68010 an interrupt is generated for the Sound 68000.

The Sound 68000 can also write to a latch (SOUNDWR) that sets a flag (SOUNDFLAG) that both processors can read.

When the MultiSync 68010 reads this latch (MAINRD), SOUNDFLAG is cleared. This is how the Sound 68000 knows that the data has been read by the MultiSync Board. SOUNDFLAG does not generate an interrupt for the MultiSync 68010.

### MultiSync Addresses:

MAINWR	EQU	\$840000	* Main Writes to Sound Board
MAINRD	EQU	\$840000	* Main reads from Sound Board
MAINSTAT	EQU	\$844000	* Main/Sound Status
			d15 = MAINFLAG
			d14 = SOUNDFLAG
RES	EQU	\$84C000	* Reset Sound Board

SRES is an address strobe (no data required) that resets the Sound Board. It triggers a one-shot that produces a reset pulse of several hundred microseconds.

As implemented, command codes \$55XX have been reserved for Self-Test functions. In particular, \$55A1 was assigned to the PLAY Sounds function.

The following code was used to implement this function. Note:

- 1. The subroutine to implement the interface protocol begins with a Reset and does extensive error checking and reporting. For example, the Sound Board echoes the data it receives. This was because it was part of Self-Test.
- 2. In the Game, the Sound Board was not reset for each command and there was little error checking. The MultiSync 68010 mostly just wrote to MAINWR.
- 3. The variable 'testype' is used by Rick's program to call either the Play Sounds routines or the Shifter Test screen.
- 4. The command code \$55A1 is stripped by the Sound Board Operating System and is not passed to the Play Sounds Code on the Sound Board.
- 5. At the conclusion of Play Sounds, Rick's code executes an RTS. This causes the program to return to the code that called SB1.

```
XREF
                testtype
        'RETURN SOUND NUMBERS'
* 55A1
        MOVE.W
  1:
                #$55A1,D0
        BSR
                SNDSEND
        MOVE.W #0, testtype
                                        * Play Sounds
        JMP
                ricksoundtest
        XDEF
                SNDSEND
SNDSEND
        MOVE.W
                #$2F00,SR
                               * Disable Interrupts
                SRES
                                 * Sound Reset
        CLR.W
        MOVE.W DO, MAINWR
        MOVE.W
                DO,TEMP1
                                 * Save it
        MOVE.W
                #$2400,SR
                                 * Enable Interrupts
* Sound Reset Timeout is 500 MS = 500/16 = 31 VSYNC
        MOVE.W
                #31,D7
                WAITSYNC
SNDSD1
        JSR
        BTST
                #6,MAINSTAT
                                 * Check for Sound Flag
                SNDSD3
                                 * Got it
        BNE
        SUB.W
                #1,D7
        BNE
                SNDSD1
                                 * Try again
* Timeout Error
                         Message 'Sound Board Timeout Error'
SNDSD2
       MOVE.W
                #SNDMSG+21,D0
        JSR
                DOMSGW
        BSR
                WAIT3SEC
                                 * Wait 3 seconds
        CLR.W
                D0
                                 * Clear the Screen
                FILL
        JSR
        ADD.L
                #4,A7
                                 * Return to Sound Menu (one JSR back)
        RTS
* Sound Board has read the data
        MOVE.W MAINRD, DO
SNDSD3
        CMP.W
                TEMP1, DO
                                 * Is it what we sent?
        BEO
                SNDSD4
* Data Error
                          Message 'Interface Data Error'
        MOVE.W
                #SNDMSG+22,D0
        JSR
                DOMSGW
        BSR
                WAIT3SEC
                                 * Wait 3 seconds
                                 * Clear the screen
        CLR.W
                D0
                FILL
        JSR
        ADD.L
                #4,A7
                                 * Return to Sound Menu (one JSR back)
        RTS
SNDSD4
        XDEF
                WAIT3SEC
WAIT3SEC
                #179,D0
        MOVE.W
  3LP
        JSR
                WAITSYNC
                                 * Wait for Vertical Sync
                DO,WT3LP
        DBF
        RTS
```

# How to Implement it on the DS II

\_\_e DS II Board does not have a Parallel Interface with Handshaking.

Instead, the MultiSync 68010 asserts the 2101 Bus Request Line, which stalls the 2101 and tristates its external memory buses and allows the 68010 direct access to the 2101's external program and external data memory. (The 68010 cannot access the 2101's internal memory.)

Assign the following variables to the 68010's data memory:

MAINWR	\$808000	*	2101 Data Memory
MAINFLAG	\$808002	*	2101 Data Memory 2101 Data Memory
MAINRD	\$808004	*	2101 Data Memory
SOUNDFLAG	\$808006	*	2101 Data Memory
DS2_BR_L	\$81400A	*	Latched address strobe
DS2_BR_H	\$81401A	*	Latched address strobe
DS2_RES_L	\$81400E	*	Latched address strobe
DS2_RES_H	\$81401E	*	Latched address strobe
DS2_IRQ2_L	\$814006	*	Latched address strobe
DS2_IRQ2_H	\$814016	*	Latched address strobe
DS2_LED_ON	\$814000	*	Test LED On
DS2_LED_OFF	\$814000	*	Test LED Off
DS2 2101 ACC	\$814004	*	Latched Address strobe, normal mode
DS2_68K_ACC	\$814014	*	Latched Address strobe, self-test only
DS2_RSTAT	\$810000	*	Read IRQ Status: d0 = 0 is /ADSPIRQ
DS2_CGI	\$812000	*	Clear ADSP Interrupt

Assign the following variables to the 2101's data memory:

	2101	address	space
SOUNDRD		H#0000	
MAINFLAG		H#0001	
SOUNDWR		H#0002	
SOUNDFLAG		H#0003	

What the 68010 writes as MAINWR, the 2101 will read as SOUNDRD. What the 2101 writes as SOUNDWR, the 68010 will read as MAINRD.

Both 68010 and 2101 will read and write MAINFLAG and SOUNDFLAG as required.

The 68010 will be able to generate an interrupt for the 2101.

```
CLR.W DS2_IRQ2_L
CLR.W DS2_IRQ2_H
```

The 2101 must configure IRQ2 as edge sensitive; otherwise it might get nished before the 680120 can pull it high again.

```
* 68010 writes to the interface from DO:
                                        * Get the Bus
WR68K: CLR.W
                DS2 BR L
        MOVE.W DO, MAINWR
                                        * Write the data
        MOVE.W #$OFFFF, MAINFLAG
                                        * Set MAINFLAG
        CLR.W
                DS2 BR H
                                        * Release the Bus
                DS2 IRQ2 L
        CLR.W
                                        * Generate a 2101 Interrupt
        CLR.W
                DS2 IRQ2 H
        RTS
* To check if the 2101 has taken the data:
* Returns with DO = MAINFLAG
CHKMFLAG:
        CLR.W DS2 BR L
                                        * Get the bus
        MOVE.W MAINFLAG, DO
                DS2 BR H
                                        * Release the Bus
        CLR.W
        RTS
The 68010 should not do this in a tight loop since it does stall the 2101.
Summary:
  68010 writes:
        The 68010 takes the 2101 bus;
        Writes data to MAINWR;
        Sets MAINFLAG to $0FFFF;
        Releases the 2101 Bus;
        Generates a 2101 interrupt.
  68010 reads:
        The 68010 takes the 2101 bus;
        Reads SOUNDFLAG to see if there is data waiting;
        If there is:
                Read MAINRD;
                Clear SOUNDFLAG.
        Releases the 2101 Bus.
2101 Reads (after getting IRQ2):
        Reads MAINFLAG to see if there is data waiting (H#FFFF);
        If there is:
                Read SOUNDRD;
                Clear MAINFLAG.
        (RTI).
2101 Writes:
        Write data to SOUNDWR;
        Set SOUNDFLAG to H#FFFF;
  en SOUNDFLAG is H#0000 the 68010 has read the data.
(The 2101 should check SOUNDFLAG before writing new data.)
```

## Timing for MultiSync II ROMs

MO - ROM6 without /AS:

Clock Low to Address Valid = 62
Data Setup to Clock Low = 10
Data Required = 6 \* 62.5 - 62 - 10 = 375 - 62 - 10 = 303 ns

Addresses must go through LS244 Buffer 12-18, therefore will be slower than GAL16V8-15 by 3 ns.

ROMO - ROM6 with /AS:

Clock High to /AS = 60
Data Setup to Clock Low = 10
5 \* 62.5 - 60 + 10 = 312.5 - 60 - 10 = 242.5

ROM7 must not use /AS

Address Valid	GAL16V8-15 15	SLOOP 35	GAL16V8-15 15	ROM CE 200		Data Valid
		/ROM7	BS0 277 ns	4.HM29	>	1
	(		2// 115			1

Address Valid to Data Required = 303 ns

# MultiSync Turbo - Display Formats

e MultiSync Turbo supports the following Non-Interlaced formats:

Speed	Screen	VRAM	2 Buffers	Memory for Program and Data
Medium	512x384x8	512KB	384KB	128KB
Standard	320x240x8	512KB	150KB	362KB
Standard	512x240x8	512KB	240KB	272KB
Standard	640x240x8	512KB	300KB	212KB

Note that 512x240 does not have square pixels.

The system will support interlaced scanning assuming the monitors can interlace properly.

Speed	Screen	VRAM	Buffers	Memory for Program and Data
standard	512x480x8	512KB	480KB (2 Buffers) 240KB (1 Buffer)	32KB 272KB
Standard	640x480x8	512KB	300KB (1 Buffer)	212KB

Note that 512x480 does not have square pixels.

### MultiSync Turbo - Specifications

#### Main Board:

68010 at 8 MHz

1MB ROM (16 x 27512)

32KB RAM

4KB Zeropower RAM (Internal Battery; Timekeeper plus ZeroPower) .

DUART with RS-232

8 Bit A/D

12 Bit A/D

16 Switch Inputs

Steering Wheel and Shifter Interfaces

Expansion Interface

SCUM IC

GSP Turbo:

34010

512KB VRAM 8 Bits/Pixel

24M Pixels/sec Fill 6 M Pixels/sec PixBlt

MSP:

34010 (Runs model math in C)

128KB DRAM

#### ADSP Board:

ADSP-2100 DSP

8Kx16 Data RAM

8Kx24 Program RAM

256KB Graphics Data ROM

2x16KB Output RAM

#### Sound Board:

68000 at 8 MHz

64K/128K Bytes Program ROM (2 x 27256/27512)

16KB Program RAM

5220C Speech Synthesizer

32010 DSP

4KB RAM

768KB Sound Data ROM (12 x 27512)

12 Bit DAC Output

Filter

512 Byte Communications RAM

Microphone Input, Preamp, and Filter

- \* COMMON VARIABLES FOR GSPTST
- \* Hardware Addresses, RAM variables, and constants
- \* HARDWARE: MultiSync Main Rev 1, 2

~ mACROS (These are necessary in order to use Absolute Short addressing.)

DSB: MACRO \* Assign Byte(s), using Equates.

CURR SET CURR+\2

**ENDM** 

DSW: MACRO \* Assign Word(s), using Equates.

\1 EQU CURR CURR SET CURR+\2\*2

**ENDM** 

DSL: MACRO \1 EQU CURR

CURR SET CURR+\2\*4

**ENDM** 

ALIGN: MACRO \* Align to an even byte address

IFNE CURR/2\*2-CURR

CURR SET CURR+1

ENDC ENDM

\* Assign Long Word(s), using Equates.

rdware Addresses:

		the second of th		
ROM	EQU	\$0	*	1M Bytes in sixteen 27512s
OPTORD OPTORES	EQU EQU EQU	is \$400000 \$400000 \$404000 \$408000		
SCOM	EQU	\$600000	*	SCOM
SCRES *	EQU	\$604000	*	Reset SCOM IC (Address Strobe) READ ONLY
LED10FF	EQU	\$604000	*	(W) LED 1 Off (Latched)
LED2OFF			*	(W) LED 2 Off (Latched)
LClOFF	EQU	\$604004	*	Aux Control 1 Low (Latched)
LC20FF	EQU	\$604006		Aux Control 2 Low (Latched)
ZPIWEN	EQU	\$604008	*	ZeroPower RAM Enable 1 (Latched)
ZP2WDIS	EQU	\$60400A		ZeroPower RAM Disable 1 (Latched)
GRESL	EQU	\$60400C	*	(W) GSP Reset Low (Latched) (W) MSP Reset Low (Latched)
MRESL	EQU	\$60400E	*	(W) MSP Reset Low (Latched)
LEDION	EQU	\$604010		(W) LED 1 On (Latched)
	EQU	\$604012	*	(W) LED 2 On (Latched)
	EQU	\$604014	*	Àux Control 1 High (Latched)
N	EQU	\$604016	*	Aux Control 2 High (Latched)
	EQU		*	ZeroPower RAM Disable 1 (Latched)
ZPZWEN	EQU	\$60401A		ZeroPower RAM Enable 1 (Latched)
GRESH	EQU			(W) GSP Reset High (Latched)
MRESH	EQU	\$60401E	*	(W) MSP Reset High (Latched)

```
WDCLR
       EOU
                $608000
                                * (W) Clear Watch Dog
TROCLR EQU
                                * (W) Clear Timer IRQ
                $60C000
       EOU
                $60C000
                                * (R) Switch Inputs
       EQU
                $60C000
                                * (R) Option Switch = SW1.B
                EQU
                                         * ADSP Board
ADSP
                       $800000
* Program 80 0000
                        80 0000 - 80 3FFF is D0-D15, 80 4000 - 80 7FFF is D0-D7
* Data
       80 8000
* STAT
         81 0000
* CGINT
          81 2000
* LATCHES 81 4000
                        Works on both Reads and Writes
ADSP STAT
                EOU
                                         * Read ADSP Status
                        $810000
ADSP CLI
                EQU
                        $812000
                                         * Clear the ADSP Interrupt
*----
* Latched Bits Work on both Reads and Writes, so let's be careful out there
                                        * ADSP LED 1 on
ADSP_LED1_ON
              EOU
                     $814000
ADSP 2101 ACC EQU
                                        * 2101 controls DS II Peripherals
                        $814004
                                        * ADSP Buffer Control Low
                EQU
ADSP_BUFF_L
                        $814008
                    $81400A
$81400E
ADSP BR L
                                       * ADSP Bus Request Low
                EQU
                                      * ADSP Reset Low
ADSP_RES_L
                EOU
                    $814010
                                       * LED 1 off
ADSP LED1 OFF
                EQU
                                      * 68010 controls DS II Peripherals* ADSP Buffer Control High* ADSP Bus Request High
ADSP 68K ACC
                EQU
                        $814014
ADSP_BUFF_H
                EOU
                        $814018
ADSP BR H
                EQU
                        $81401A
   P RES H
                                       * ADSP Reset High
                EQU
                        $81401E
   rites
              EQU $80C000
                                    * DAC Left
ADSP DACL
                        $80C002
                                        * DAC Right
ADSP DACR
                EOU
                                       * ROM Address Low (RAO - RA15)
* ROM Address High (RA16-RA18)
ADSP ROMADRL
                EOU
                        $80C004
ADSP ROMADRH
                EQU
                        $80C006
                                        * Generate a 68010 Interrupt
                EQU
ADSP GINT
                        $80C008
* Read
                EQU
                                         * Graphics ROM
ADSP GROM
                        $80C000
*----
* Not used by DS II
                       $814000
ADSP_LED2_ON
              EOU
                                        * ADSP LED 2 on
                EQU
                        $814012
                                        * LED 2 off
ADSP LED2 OFF
ADSP_HALT_L
ADSP_HALT_H
                EOU
                                        * ADSP Halt Low
                        $814002
ADSP HALT H
                                       * ADSP Halt High
                EQU
                        $814012
ADSP_BCON_L
                                       * ADSP Buffer Control Low
              EQU
                       $814002
                    $814012
ADSP BCON H
                EQU
                                        * Buffer Control High
*----
                EQU
                                        * Main Writes to Sound Board
MAINWR
                        $840000
                                       * Main reads from Sound Board
MAINRD
                EQU
                        $840000
                                        * Main/Sound Status
                EQU
                        $844000
MAINSTAT
SRES
                                        * Reset Sound Board
                EOU
                        $84C000
DSKPEN
                EOU
                        $85C000
   LATCH
                EQU
                        $85C800
                EQU
                                        * 64K
                                                 90 0000 - 90 FFFF 32K*8s
                        $900000
XKAM32
                                        * 64K
                                                 90 4000 - 90 FFFF
XRAM8
                EQU
                        $904000
```

\* 16K

XZRAM

EQU

\$910000

91 0000 - 91 3FFF

•		
XROM0	EQU \$920000	
XROM1	EQU \$940000	* 256K 94 0000 - 97 FFFF
PLD65RD0	EQU \$914000	* 16KB 91 4000 - 91 7FFF
5WR	EQU \$914000	
55RD1	EQU \$918000	* 16KB 91 8000 - 91 BFFF
+ vmpx1 moti	020000 6488	03 0000 03 PPPP
* XTRA1 EQU *	930000 64KB	93 0000 - 93 FFFF
SEL1L EQU	\$0A00002	* Shifter Control Select 1 Low
SEL2L EQU	\$0A00002	* Shifter Control Select 2 Low
SEL3L EQU	\$0A00004 \$0A00006	* Shifter Control Select 3 Low
SEL4L EQU	\$0A00008	* Shifter Control Select 4 Low
CC1OFF EQU	\$0A0000C	* Coin Counter 1 Off
CC2OFF EQU	\$0A0000E	* Coin Counter 2 Off
CCZOFF EQU	SOROUUE	Coin Counter 2 off
SEL1H EQU	\$0A00012	* Shifter Control Select 1 High
SEL2H EQU	\$0A00014	* Shifter Control Select 2 High
SEL3H EQU	\$0A00016	* Shifter Control Select 3 High
SEL4H EQU	\$0A00018	* Shifter Control Select 4 High
CC1ON EQU	\$0A0001C	* Coin Counter 1 On
CC2ON EQU	\$0A0001E	* Coin Counter 2 On
*		
SHLATCH EQU	\$0A80000	* W, Shifter Interface Latch, D8 - D15
SW2 EQU	\$0A80000	* R, Switch Inputs
52 220	<b>+</b> 0.1.0 0 0 0 0	ii, onicoli iiigas
SWLATCH EQU	\$0B00000	* W, Steering Wheel Latch, D8 - D15
ADC8 EQU	\$0B00000	* R, 8 Bit A/D Output
	<b>,</b>	, , , , , , , , , , , , , , , , , , ,
NCCON EQU	\$0B80000	* W, A/D Control
L2 EQU	\$0B80000	* R, 12 Bit A/D Output
GSPADRH EQU		* TMS-34010 GSP Host Address High
GSPADR EQU		* TMS-34010 GSP Host Address (Long Word Address)
GSPADRL EQU	\$0C00004	* TMS-34010 GSP Host Address Low
GSPCTL EQU	\$0C00008	* TMS-34010 GSP Control
GSPDATA EQU	\$0C0000C	* TMS-34010 GSP Host Data
		the many control and the state of
MSPADRH EQU	\$0C04000	* TMS-34010 MSP Host Address High
MSPADR EQU	\$0C04002	* TMS-34010 MSP Host Address (Long Word Address)
MSPADRL EQU	\$0C04004	* TMS-34010 MSP Host Address Low
MSPCTL EQU	\$0C04008	* TMS-34010 MSP Control
MSPDATA EQU	\$0C0400C	* TMS-34010 MSP Host Data
	COPPERIO	* Duart is high buts data only
DUART EQU	\$0FFFF0000	* Duart is high byte data only
ZRAM EQU	\$0FFFF4000	* 2k x 8 Timekeeper, Even bytes only
ZKAM EQU		~ 2k k o limekeepel, Even bytes only
	Q01111 4000	
RAM FOII	•	* 32k Bytes in four 8k x 8 SRAMs
RAM EQU	\$0FFFF8000	* 32k Bytes in four 8k x 8 SRAMs
	•	* 32k Bytes in four 8k x 8 SRAMs  * User Stack
* USTACK EQU	\$0FFFF8000	
* USTACK EQU	\$0FFFF8000  RAM+\$4000	* User Stack
* USTACK EQU * DSK_PAR DSK_PDR	\$0FFFF8000 RAM+\$4000 EQU DSKPEN+ EQU DSKPEN+	* User Stack ====================================
* USTACK EQU * DSK_PAR DSK_PDR DSK_EMR	\$0FFFF8000  RAM+\$4000  EQU DSKPEN+ EQU DSKPEN+ EQU DSKPEN+	* User Stack 
* USTACK EQU * DSK_PAR DSK_PDR DSK_EMR ESR	\$0FFFF8000  RAM+\$4000  EQU DSKPEN+ EQU DSKPEN+ EQU DSKPEN+ EQU DSKPEN+ EQU DSKPEN+	* User Stack 
* USTACK EQU * DSK_PAR DSK_PDR DSK_EMR ESR PCR	\$0FFFF8000  RAM+\$4000  EQU DSKPEN+ EQU DSKPEN+ EQU DSKPEN+ EQU DSKPEN+ EQU DSKPEN+ EQU DSKPEN+	* User Stack
* USTACK EQU *====================================	\$0FFFF8000  RAM+\$4000  EQU DSKPEN+	* User Stack  0 4 8 12 14
*	\$0FFFF8000  RAM+\$4000  EQU DSKPEN+	* User Stack  0 4 8 12 14 16 20
* USTACK EQU *====================================	\$0FFFF8000  RAM+\$4000  EQU DSKPEN+	* User Stack  0 4 8 12 14 16 20

DSK_PDR2	EQU	DSKPEN+24	
DSK_RES_L ZNRES_L ZWDIS1 ZWEN2 DSK_320_RL DSK_LED_ON	EQU EQU EQU EQU EQU	DSKLATCH+\$00 DSKLATCH+\$02 DSKLATCH+\$04 DSKLATCH+\$06 DSKLATCH+\$08 DSKLATCH+\$0E	
DSK_RES_H DSK_ZNRES_H DSK_ZWEN1 DSK_ZWDIS2 DSK_320_RH DSK_LED_OFF	EQU EQU EQU EQU EQU	DSKLATCH+\$10 DSKLATCH+\$12 DSKLATCH+\$14 DSKLATCH+\$16 DSKLATCH+\$18 DSKLATCH+\$1E	
DS3_PMEMH *	EQU	\$800000	* Graphics Program Memory, D0 - D15 = GD8 - GD15 \$80 0000 - \$80 3FFF
DS3_PMEML * *	EQU	\$804000	* Graphics Program Memory, DO - D7 = GDO - GD7 \$80 4000 - \$80 7FFF
DS3_DMEM *	EQU	\$808000	* Graphics Data Memory \$80 8000 - \$80 BFFF
S68WR S68RD0 {D1	EQU EQU EQU	\$822000 \$822000 \$822800 \$823000	<pre>* Sound Port Write Data * Sound Port Read Data * Sound Port Read Status * Clear Sound Interrupt (/LIRQ)</pre>
DS3LATCH SND_RES_L X_RES_L GR_BR_L GR_RES_L GR_ACC_OFF DS3LED_ON	EQU EQU EQU EQU EQU EQU	\$823800 \$823800 \$823802 \$823804 \$823806 \$823808 \$82380E	* Latched Addresses  * Sound Processor  * X Processor  * Graphics Processor Bus Request  * Graphics Processor Reset  * Graphics 68010 Access disabled  * DS III LED on
SND_RES_H X_RES_H GR_BR_H GR_RES_H GR_ACC_ON DS3LED_OFF	EQU EQU EQU EQU EQU	\$823810 \$823812 \$823814 \$823816 \$823818 \$82381E	* Sound Processor * X Processor * Graphics Processor Bus Request * Graphics Processor * Graphics 68010 Access enabled * DS III LED off
G68WR G68RD0 G68RD1 GCGI *========	EQU EQU EQU		* Graphics Port Write Data  * Graphics Port Read Data  * Graphics Port Read Status  * Clear Graphics Interrupt (/ADSPIRQ)

<sup>\*</sup> RAM variables will be addressed in Absolute Short mode. (ZRAM is out of range)

<sup>\*</sup> In order for the assembler to recognize Absolute Short Negative, the address 1st be sign extended to 32 bits. Example: FFFFC000 instead of 00FFC000 

RAM \* RAM Hardware Address

<sup>\*</sup> Put variables here with DSB, DSW, and DSL macros

```
* Clock Display
       DSB
               DYR,1
       DSB
               DMON,1
       DSB
               DDATE, 1
       DSB
               DDAY,1
               DHOUR, 1
       DSB
       DSB
               DMIN,1
       DSB
               DSEC,1
       DSB
               AD8VAL,8
       DSB
               COUNTER, 1
       ALIGN
       DSW
               AD12VAL,4
       DSW
               F_RED,1
       DSW
               F GREEN, 1
       DSW
               F BLUE, 1
MENUSEL, 1
                                       * Main Menu Select
       DSW
               SFMENUSEL,1
                                       * Special Functions Menu Select
       DSW
                                       * Menu Select for Monitor Test Patterns
       DSW
               MTPSEL,1
       DSW
               CMENSEL, 1
                                       * Sub 1 Menu Select
               SUB1MENU_SEL,1
       DSW
                                       * Sub 2 Menu Select
       DSW
               SUB2MENU SEL,1
       DSW
               MENU BASE,1
               MENU_LAST,1
       DSW
       DSW
               MENU_INDEX,1
       DSW
               SW 0,8
               SW 1,8
       DSW
               SW_2,8
       DSW
                SW 3,8
       DSW
               LTSW,8
       DSW
       DSW
               RTSW,8
       DSW
               TEMP1,1
                TEMP2,1
       DSW
                TEMP3,1
       DSW
               TEMP4,1
       DSW
                STROM, 24
                               * Self-Test ROM Results
       DSW
                               * Self-Test RAM Results
       DSW
                STRAM,8
       DSL
                LOOP,1
       DSL
                TBLADR,1
       DSW
                VALUE, 1
       DSW
                ERRCOUNT, 1
                TBLEND, 1
       DSW
       DSW
               MSPFLAG, 1
       DSL
               BERRLOG, 1
                               * used for measuring line voltage
       DSW
                LINE HI,1
       DSW
                LINE LO,1
                                * Line Average (DC) Level
       DSW
                LINE_AVG,1
                LINE RMS,1
                                * RMS Line Voltage
       DSW
                               * Line Mean Squared Level
       DSL
                LINE MS,1
```

```
* Steering Wheel Time
        STW TIME,1
DSW
                         * Steering Wheel Amplitude
DSW
        STW AMPL,1
                         * Steering Wheel Force
        STW FORCE, 1
DSW
                         * Feedback (routine) Flag
DSW
        FBFLAG,1
DSW
        OPTO FLAG,1
DSW
        BCDVAR, 1
        BCDVAR2,1
DSW
DSW
        SIGN,1
                                  * Sine Table address
DSW
        STBL,1
DSW
        COUNTDIR, 1
                         * Steering Wheel Minimum
DSW
        STWMIN,1
                         * Steering Wheel Maximum
DSW
        STWMAX,1
                         * Steering Wheel Center
DSW
        STWCEN, 1
                         * Desired Steering Wheel Position
DSW
        STWPOS,1
        STWCYC1,1
                         * Cycles MSD
DSW
                         * Cycles
DSW
        STWCYC2,1
                         * Cycles LSD
DSW
        STWCYC3,1
                         * Linear Feedback Shift Register
DSW
        LFSREG, 1
DSL
        ADRPTR,1
DSW
        RCOUNTER, 1
DSW
        YADR,1
DSW
        SCRVAL,1
DSW
        SCRSGN,1
DSW
        POS LIMIT, 1
DSW
        NEG LIMIT, 1
DSW
        SOUNDREV, 1
DSW
        OPTO PSN,1
DSW
         OPTO PSN2,1
DSW
        OPTO LAST,1
DSW
         OPTOCEN, 1
DSW
        OPCENCNT, 1
DSW
        DCOUNT, 1
DSW
        BCONMSG, 1
DSL
         ASFB_MENSEL,1
DSL
         BCON A,1
DSL
         BCON B,1
DSW
         SOMDATA, 1
```

Title / ASSY, SUB, MULTISYNC PCB	P/L A044998-01	Rev / F
GAMES ENGINEERING	PROJECT:	
PARIS LIST SPECIFICATION		Page 1 Of 4



21

Drawn by: STAFF
Next Assy:
Thecked by: AJ

Design Fng: JM

Proj. Eng: RM

Mfg. Eng: DW

Ind. Design: Oual. Eng:

REV	DESCRIPTION			DATE	APPR	REV	PTTON	DATE	APPR	
A B C D E F	PRODUCTION RELEASE ECN 13481 ECN 13482 ECN 13517 ECN 13817 ECN 14093				şm					
ITEM	PART NO	De	escrip	tion			Ref. Des	ignato	rs	
1 2 3 4	044999-01	1	P.C.	Board						
5	122015-102	24	CAP,	.001µ	F, 50V,	10%		C44-63,C228,C359,C360,		
6 7 8	122002-103 122002-104	1 258		•	, 50V, C			C2 C3-14,C16,C1 C24-43,C65-7 C85-87,C94-1 C114-117,C12 C129-137,C14 C143,C144,C1 C193-202,C20 C230-238,C24 C251-259,C26 C275-293,C29 C306-309,C31 C330-333,C34 C349-352,C35 C358,C364,C3 C369-377,C37	8,C80- 06, 3,C124 0,C141 46-189 4-227, 3-249, 4-273, 98,C299 5-320, 1,342, 64,C355	
9 10 11 12 13 14 15 16 17 18 19 20	122015-224 122016-102 122016-101 124000-107 122016-100 127001-106 124000-106 123004-477 122016-470	1 5 4 1 5 1 5	CAP, CAP, CAP, CAP, CAP, CAP,	1000PF 100µF 100µF, 10µF, 10µF,	7, 50V, (7F, 100V,	CER CER ELEC CER ANT LEC	RADIAL	C142 C138,C139,C3 C83,C84,C335 C1 C79,C323-326 C368 C125-128,C14 C366 C229,C250,C2	861-363 6,C336, 6	•

Title / ASSY, SUB, MULTISYNC PCB	P/L A044998-01	REV / F
GAMES ENGINEERING PARTS LIST SPECIFICATION	PROJECT:	Page 2 of 4

L	PARIS	LIST SPECIFICA	TION		Page 2 of 4
ſ					
	ITEM	PART NO	QTY	Description	Ref. Designators
Ī	22				
l	23	179118-011	9	CONN, 11 CKT, HDR, .100 CTR	J2-6,J8-10,J13
ı	24	179069-012	1	CONN, 12 CKT, HDR250 CTR	J1
1	25	179261-016	1	CONN, 16 CKT, HDR, .1 X .1 DUAL	J15
ı	26	179261-026	1	CONN, 26 CKT, HDR, .1 X .1 DUAL	J14
ı	27	179177-006	2	CONN, 6 CKT, HDR, .100 CTR	SPEED, VCLK.
١	28	179177-004	1	CONN, 4 CKT, HDR, .100 CTR	BCLK.
١	29 30	179069-009 179021-060	1	CONN, 9 CKT, HDR, .250 CTR CONN, HDR,60 CKT, .1 CTR	J12 J7
ı	31	175021-000		CORN, IDA, OU CRI, .I CIR	07
١	32				
۱	33	131048-002	6	DIODE, 1N4002	CR5,CR7,CR8,CR13,CR18,
ı	ا م				CR23
	34 35				
	36	131009-213	1	DIODE, 1N4740A, 10V, ZENER, 5%	CR21
I	37	131007-213		DIODE, INTITOR, 100, ZENER, 36	CRZI
I	38	131027-002	9	DIODE, MV5053, LIGHT EMIT	CR1,CR2,CR6,CR9-12,
I					CR14,CR22
١	39		l		
١	40 41				
١	42	137199-002	6	IC, 2149, 45NSEC	30S,30U,30W,40S,40U,
		13/13/	ľ	10, 2149, 43000	40W
ı	43	-			
١	44	137553-002	16	IC, VRAM, 64KX4, 150NSEC	60P,60S,60U,60W,70P,
ı					70S,70U,70W,85P,85S,
١					85U,85W,95P,95S,95U, 95W
		COMMENT		137553-001, IC, 64KX4 VRAM	3311
ı				120NSEC, AND 137553-003,	
ı				IC, 64KX4, VRAM, 100NSEC, AS	
١	45			SUBSTITUE FOR ITEM 44	
	45 46	137580-001	1	IC, 4066B	205B
1	47	137546-003	4	IC, 4464, 64K X 4, DRAM	5K,15K,25K,35K
	48	137052-001	i	IC, 7406	110C
	49		1	IC, 74ALS08	90M
	50	137517-001	5	IC, 74ALS138	80M,110K,160K,180C,
	۳,	127467 001	,	TO 74NT C120	200M 180E
,	51 52	137467-001 137470-001	1 3	IC, 74ALS139 IC, 74ALS161	100M, 160E, 170K
	53	137440-001	2	IC, 74ALS245	15M, 35M
ı	54		2 5	IC, 74ALS32	160H,200L
	55	137548-001	5	IC, 74ALS574	20P,50S,50U,50W,120M
	56		1 2 2 1 2	IC, 74ALS74	140M
	57 58		2	IC, 74AS00 IC, 74AS08	135U,190E 70Y,140U
	59			IC, 74AS138	60Y
	60			IC, 74AS32	135K,160U
	61	137547-001	8	IC, 74AS573	25M,50Y,120P,120W,
		L			120Y,135P,135W,150U
1		1			

Title / ASSY, SUB, MULTISYNC PCB P/L A044998-01 REV / F

GAMES ENGINEERING PROJECT:

101

110000-102

38

RES, 1K, 5%, 1/4W

R29-45,R57-60,R68, R80,R81,R125-131,R134,

PARTS LIST SPECIFICATION ITEM PART NO QTY Description Ref. Designators 62 137437-001 2 IC, 74F04 150W, 160M 63 137583-001 1 IC, 74F11 140K IC, 74F161 IC, 74F244 64 137343-001 1 150Y 65 2 137502-001 5M, 120U 137436-001 66 3 IC, 74F74 120H, 135C, 135H 67 137605-001 1 IC, 74HC14 195W 68 69 2 137268-001 IC, 74LS123 40H,50H 70 1 IC, 74LS138 137177-001 195R 71 137056-001 2 IC, 74LS14 75H, 185W 72 IC, 74LS148 1 137417-001 170H 73 137128-001 IC, 74LS193 2 185T, 195T 74 137060-001 1 IC, 74LS20 150K 75 137038-001 12 IC, 74LS244 60B, 140C, 140P, 150E, 160C, 170E, 200H, 200J, 210H, 210J, 210K, 210N 76 137134-001 13 IC, 74LS245 30P, 30Y, 40Y, 150C, 170C, 190N, 200F, 200N, 200P, 210F, 210L, 210M, 210P 77 137137-001 3 IC, 74LS259 65C,75C,135Y 78 137144-001 5 IC, 74LS374 30B, 85C, 95C, 185R, 185U 79 3 IC, 74LS393 137146-001 120K, 140H, 190C 80 4 137023-001 IC, 74LS74 135M, 150H, 160W, 175U 81 137597-001 1 IC, 7812 Q4 IC, 7905 82 137581-001 1 Q3 83 84 137403-001 1 IC, MC1488 210A 85 137263-001 1 IC, MC1489AL 210B 86 3 IC, 74AS823 137513-001 20S, 20U, 20W 87 IC, ADC0809 137243-001 1 45B 88 IC, RAM, 8KX8, 150NSEC 137535-006 4 200C, 200D, 210C, 210D 89 137614-001 1 IC, AD711KN 15B 90 91 144008-002 2 OSC, 32MHZ XOSC1,XOSC4 92 93 94 95 110005-001 RES, 0, 5%, 1/4W 1 **R155** 96 110000-100 2 RES, 10, 5%, 1/4W R172,R173 97 110000-101 39 RES, 100, 5%, 1/4W R1-26,R55,R98-101, R109-111,R113-115, R177,R178 98 110000-104 RES, 100K, 5%, 1/4W R147,R148 99 110000-103 21 RES, 10K, 5%, 1/4W R74, R75, R84-88, R145,R146,R149,R150, R160,R161,R168-171, R182-184,R190 100 110000-151 2 RES, 150, 5%, 1/4W R162,R163

Title / ASSY, SUB, MULTISYNC PCB P/L A044998-01 REV / F

GAMES ENGINEERING PROJECT:
PARTS LIST SPECIFICATION

L	PARTS	LIST SPECIFICA	TION		Page 4 of
ſ					
	ITEM	PART NO	QTY	Description	Ref. Designators
	102 103	110000-225 110000-221	1 10	RES, 2.2M, 5%, 1/4W RES, 220, 5%, 1/4W	R185,R188,R191,R193, R194,R197 R189 ? R62,R63,R70-73,R76,
	104 105	110000-274	1	RES, 270K, 5%, 1/4W	R124,R151,R152 R192
l	106	110000-330	22	RES, 33, 5%, 1/4W	R89-96,R102-107, R116-123
1	107	110001-331	1	RES, 330, 5%, 1/2W	R187
	108	110001-331	10	RES, 4.7K, 5%,1/4W	R49-54,R61,R77,R78, R132
	109 110	118010-472	1	RES, 4.7KX9, 5%, 1/8W, SIP(10PIN)	RN6
	111 112	110000-471 118010-471	5 2	RES, 470, 5%, 1/4W RES, 470X9, 5%, 1/8W, SIP(10PIN)	R46-48,R82,R83 RN1,RN2
	113 114 115	110000–473	1	RES, 47K, 5%, 1/4W	R79
	116 117	110000-820	1	RES, 82, 5%, 1/4W	R186
	118 119	118015-001	3	RES, R2R LADDER	RN3-5
١	120	179259-016	1	SOCKET, 16 PIN, .300"	195U
ı	121	179259-020	ī	SOCKET, 20 PIN, .300"	200K
١	122	179257-024	2	SOCKET, 24 PIN, .600"	200E, 210E
	123	179257–028	16	SOCKET, 28 PIN, .600"	200R, 200S, 200T, 200U 200V, 200W, 200X, 200Y, 210R, 210S, 210T, 210U, 210V, 210W, 210X, 210Y
ı	124	179257-040	1	SOCKET, 40 PIN, .600"	200A
	125	179256-064	1	SOCKET, 64 PIN, .900"	190K
	126	179237–068	3	SOCKET, 68 PIN	55L-MSP,120S-PSP, 150S-GSP
	127 128 129	160031-008	1	SWITCH, 8 POS DIP	SW1
	130	179051-001	23	TEST POINT	TP3,+5V1,+5V2,-5V1, BLU.,GND1-9,GRN.,RED., +12V1,+15V1,-22V1, CSYNC.,DIAGN.,RESET., WD-DIS
	131 132 133 134 135 136 137 138	133040-001 133042-001 178217-001 144000-011 144008-003	6 3 2 1 1 1	TRANS, 2N3904 TRANS, 2N3906 TRANS, 2N6044 INSULATOR, CRYSTAL, XTAL, 3.6864, STANDUP XTAL, 48 MHZ, OSCILLATOR MODULE XTAL, 50 MHZ, OSCILLATOR MODULE	Q5,Q7,Q9,Q11-13 Q6,Q8,Q10 Q1,Q2 (XTAL1) XTAL1 XOSC2 XOSC3
- 1		1			

Title / ASSY, SUB, MULTISYNC PCB P/L A044998-02 Rev / C

GAMES ENGINEERING PROJECT: HARD DRIVIN

PARIS LIST SPECIFICATION Page 1 of 4

Ind. Design:



21

Drawn by: STAFF
Next Assy:
A046901-04,05,06
Design Eng:
Proj. Eng: JM
Mfg. Eng: DW

Oual. Eng:

L	REV	DESCRI	PTION		DATE	APPR	REV	DES	CRIPTION	DATE	APPR
	A B C	PRODUCTION RE REVISED PER E REVISED PER E	ECN 13	956	11-32-sa	0.3m					
	ITEM	PART NO	QTY	D	escrip	tion			Ref. I	Designato	rs
	1 2 3 4 5	044999-01	24		Board	F, 50V,	10%		C44–63,C22	28.0359.0	360.
-		122013 102		CAL,	.001µ	1, 301,	100		C378	.0,000,0	300,
	6 7 8	122002-103 122002-104	1 258		•	, 50V, C			C2 C3-14,C16, C24-43,C65 C85-87,C94 C114-117,C C129-137,C C143,C144, C193-202,C C230-238,C C251-259,C C306-309,C C330-333,C C349-352,C C358,C364, C369-377,C	5-78,C80- 1-106, 123,C124 140,C141 .C146-189 1204-227, 1243-249, 1264-273, 1298,C299 1315-320, 1341,342, 1354,C355, .C365,C36	), ),
,	9 10 11 12 13 14 15 16 17 18 19 20	122015-224 122016-102 122016-101 124000-107 122016-100 127001-106 124000-106 123004-477 122016-470	1 5 4 1 5 1 5	CAP, CAP, CAP, CAP, CAP,	1000P 100PF 100PF, 10PF, 10PF, 10PF,	, 50V, 0 F, 100V, , 100V, , 35V, 1 100V, 0 20V, TA 35V, EI , 16V, 1 100V, 0	CER CER ELEC CER ANT LEC	RADIAL	C369-377, C142 C138, C139, C83, C84, C3 C1 C79, C323-3 C368 C125-128, C	.C361-363 335,C336, 326 C145	

Title / ASSY, SUB, MULTISYNC PCB
P/L A044998-02
REV / C

GAMES ENGINEERING
PROJECT: HARD DRIVIN

١		ENGINEERING LIST SPECIFICA	ттом	PROJECT: HARD DRIVIN	Page 2 of
Ì	T				
	ITEM	PART NO	QTY	Description	Ref. Designators
	22 23 24 25 26 27 28 29 30 31 32 33	179118-011 179069-012 179261-016 179261-026 179177-006 179177-004 179069-009 179021-060	9 1 1 2 1 1 1	CONN, 11 CKT, HDR, .100 CTR CONN, 12 CKT, HDR250 CTR CONN, 16 CKT, HDR, .1 X .1 DUAL CONN, 26 CKT, HDR, .1 X .1 DUAL CONN, 6 CKT, HDR, .100 CTR CONN, 4 CKT, HDR, .100 CTR CONN, 9 CKT, HDR, .250 CTR CONN, HDR, 60 CKT, .1 CTR	J2-6,J8-10,J13 J1 J15 J14 SPEED,VCLK. BCLK. J12 J7  CR5,CR7,CR8,CR13,CR18,CR23
	36 37	131009–213	1	DIODE, 1N4740A, 10V, ZENER, 5%	CR21
	38 39	131027-002	9	DIODE, MV5053, LIGHT EMIT	CR1,CR2,CR6,CR9-12, CR14,CR22
	40 41 42 43	40 41 42 137199-002 6 IC, 2149, 45NSEC		IC, 2149, 45NSEC	30S,30U,30W,40S,40U,
	44	137553-002	16	IC, VRAM, 64KX4, 150NSEC	60P,60S,60U,60W,70P, 70S,70U,70W,85P,85S, 85U,85W,95P,95S,95U, 95W
	45	COMMENT		137553-001, IC, 64KX4 VRAM 120NSEC,AND 137553-003, IC, 64KX4, VRAM, 100NSEC, AS SUBSTITUE FOR ITEM 44	
	46 47	137580-001	. 1	IC, 4066B	205B
	48	137052-001	1	IC, 7406	110C
١	49	137460-001	1	IC, 74ALS08	90M
	50 51	137517-001 137467-001	5	IC, 74ALS138	80M,110K,160K,180C, 200M
	52	137470-001	1 3	IC, 74ALS139 IC, 74ALS161	180E 100M,160E,170K
	53 54	137464-001		IC, 74ALS32	
	55	137548-001	2 5	IC, 74ALS32 IC, 74ALS574	160H,200L 20P,50S,50U,50W,120M
٠	56	137156-001	1	IC, 74ALS74	140M
	57	137480-001		IC, 74AS00	135U,190E
	58	137484-001	2 2 1	IC, 74AS08	70Y,140U
	59	137522-001	1	IC, 74AS138	60Y
	60 61	137487-001 137547-001	2 7	IC, 74AS32 IC, 74AS573	135K,160U 50Y,120P,120W,120Y, 135P,135W,150U

Title / ASSY, SUB, MULTISYNC PCB

P/L A044998-02

REV / C

GAMES ENGINEERING
PROJECT: HARD DRIVIN

Page 3 of 4

PARTS	RTS LIST SPECIFICATION				Page 3 of 4	
ITEM	PART NO	QIY	Desc	ription	Ref. Des	imatora
	112(2 1(0	QIII	Desc	ripcion	 Rel. Des.	ignators
62	137437-001	2	IC, 74F	04	150W,160M	
63	137583-001	1	IC, 74F	11	140K	
64	137343-001	1	IC, 74F		150Y	
65	137502-001	1	IC, 74F	244	120U	·
66	137436-001	3	IC, 74F	74	120H, 135C, 13	5H
67	137605-001	1	IC, 74H		195W	
68			-			
69	137268-001	2	IC, 74L		40H,50H	
70	137177-001	1	IC, 74L		195R	
71	137056-001	2	IC, 74L		75H,185W	
72	137417-001	1	IC, 74L		170H	
73	137128-001	2	IC, 74L	S193	185T,195T	
74	· · · · · · · · · · · · · · · · · · ·	1	IC, 74L	<b>S</b> 20	150K	
75	137038-001	12	IC, 74L	S244	60B,140C,140	Ρ,
	·	l			150E, 160C, 17	
					200J, 210H, 21	OJ,210K,
					210N	
76	137134-001	13	IC, 74L	S245	30P,30Y,40Y,	150C,170C,
					190N, 200F, 20	ON,
					200P,210F,21	OL,210M,
	·				210P	
77	137137-001	3	IC, 74L		65C,75C,135Y	
78		5	IC, 74L		30B,85C,95C,	
79	137146-001	3	IC, 74L		120K,140H,19	
80	137023-001	4	IC, 74L		135M,150H,16	OW,175U
81	137597-001	1	IC, 781		Q4	
82	137581-001	1	IC, 790	5	Q3	
83	127402 001	١.١				
84	137403-001	1	IC, MC1		210A	
85 86	137263-001	1	IC, MC1		210B	
	137513-003	3		CT29823	20S,20U,20W	
87	t and the second se	1 -1	IC, ADC		45B	0.00
88 89	137535-004	4		, 8KX8, 100NSEC	200C, 200D, 21	OC,210D
90	137614–001	1	IC, AD7	TIVN	15B	
91	144008-002	2	OSC, 32	MCI7	XOSC1,XOSC4	
92	144000-002		030, 32	IVIITZI	AUSCI, AUSC4	
93	:					
94		1 I				
95	110005-001	1	RES. O.	5%, 1/4W	R155	
96	110000-100	2		), 5%, 1/4W	R172,R173	
97	110000-101	39		0, 5%, 1/4W	R1-26,R55,R9	8 <b>–</b> 101 <sup>*</sup>
		"	120, 20	,0,7 007 17 14N	R109-111,R11	
	,				R177,R178	
98	110000-104	2	RES, 10	OK, 5%, 1/4W	R147,R148	
99	110000-103	21	RES, 10	K, 5%, 1/4W	 R74, R75, R84-	88.
				•	R145,R146,R1	49,R150,
•	:				R160,R161,R1	
		[			R182-184,R19	
100		2		50, 5%, 1/4W	R162,R163	
101	110000-102	38	RES, 1K	C, 5%, 1/4W	R29-45,R57-6	
					R80,R81,R125	-131,R134,
1		( I				

Title / ASSY, SUB, MULTISYNC PCB

P/L A044998-02

REV / C

GAMES ENGINEERING

PROJECT: HARD DRIVIN

PAGE 4 of

PARTS	LIST SPECIFICA	TTON		Page 4 of
ITEM	PART NO	QTY	Description	Ref. Designators
102 103	110000-225 110000-221	1 10	RES, 2.2M, 5%, 1/4W RES, 220, 5%, 1/4W	R185,R188,R191,R193, R194,R197 R189 R62,R63,R70-73,R76,
104 105	110000-274	1	RES, 270K, 5%, 1/4W	R124,R151,R152 R192
106	110000-330	22	RES, 33, 5%, 1/4W	R89-96,R102-107, R116-123
107 108	110001-331 110000-472	1 10	RES, 330, 5%, 1/2W RES, 4.7K, 5%,1/4W	R187 R49-54,R61,R77,R78, R132
109 110	118010-472	1	RES, 4.7KX9, 5%, 1/8W, SIP(10PIN)	RN6
111 112 113 114 115	110000-471 118010-471 110000-473	5 2 1	RES, 470, 5%, 1/4W RES, 470X9, 5%, 1/8W, SIP(10PIN) RES, 47K, 5%, 1/4W	R46-48,R82,R83 RN1,RN2 R79
116 117	110000-820	1	RES, 82, 5%, 1/4W	R186
118 119	118015-001 179259-018	3 4	RES, R2R LADDER SOCKET, 18 PIN, .300	RN3-5 5K,15K,25K,35K
120 121 122 123	179259-016 179259-020 179257-024 179257-028	1 5 2 16	SOCKET, 16 PIN, .300" SOCKET, 20 PIN, .300" SOCKET, 24 PIN, .600" SOCKET, 28 PIN, .600"	195U 5M,15M,25M,35M,200K 200E,210E 200R,200S,200T,200U 200V,200W,200X,200Y, 210R,210S,210T,210U,
124 125 126	179257-040 179256-064 179237-068	1 1 3	SOCKET, 40 PIN, .600" SOCKET, 64 PIN, .900" SOCKET, 68 PIN	210V,210W,210X,210Y 200A 190K 55L-MSP,120S-PSP, 150S-GSP
127 128 129	160031-008	1	SWITCH, 8 POS DIP	SW1
130	179051-001	23	TEST POINT	TP3,+5V1,+5V2,-5V1, BLU.,GND1-9,GRN.,RED., +12V1,+15V1,-22V1, CSYNC.,DIAGN.,RESET., WD-DIS
131 132 133 134 135	133041-001 133040-001 133042-001	6 3 2	TRANS, 2N3904 TRANS, 2N3906 TRANS, 2N6044	Q5,Q7,Q9,Q11-13 Q6,Q8,Q10 Q1,Q2
136 137 138	144000-011 144008-003	1 1	XTAL, 3.6864, STANDUP XTAL, 48 MHZ, OSCILLATOR MODULE	XTAL1 XOSC2

Title / ASSY, H.D. COMPACT MULTISY	NC PCB	P/L A046901-01	Rev /	С	
GAMES ENGINEERING PARTS LIST SPECIFICATION	PROJECT:		Page 1 /	of 1	



Drawn by: STAFF

Next Assy:

Design Eng:

Proj. Eng:

Affine Mrg. Eng:

Ind. Design:

Qual. Eng:

REV	DESCRIE	TION		DATE	APPR	REV	DESCRI	TION	DATE	APPR
A	PRODUCTION RE	LEASE								
В	DED EVIN 13506	11.1	C 1 - 2 - 2 - 2							
Ιċ	PER ECN 13516	J. 1. 1.	4-1	G-14-6x	لتريخ					
		. /								
1	İ									
ITEM	PART NO	QTY	Ι	escrip	tion			Ref. Des	signato	rs
		<del>                                     </del>								
1	A044998-01	1	ASSY	, SUB,	MULTISY	INC PC	В			
2		1 1								
3	137538-002	2	IC,	34010-	50			150S-GSP,551	-MSP	
4	137559-001	1	IC,	34012-	50			120S-PSP		
5	137540-150	1	IC,	48T02-	15, RAM			200E		
6	137442-150	1	-		15, RAM			210E		
7	137414-002			68010				190K		
8	137543-001	ī		68681				200A		
9	136068-1168	lī			825123			195U		
10	130000 1100	^	10,	LIMA	020123			1000		
11										
12		1 1								
13	136068-2101	1	TC	EDDOM.	137448-2	200		210R		
		1						200R		
14	136068–2102	+	IC,	EPROM,	137448-2	200		200R		
15										
16		1 1							. <del>4</del> .7	
17	100000 0100	١.١				•••				
18	136068-2103	1			137448-2			210s		
19	136068-2104	1	IC,	EPROM,	137448-2	200		200s		
20										
21	136068-1111	1	-		137448-2			210W		
22	136068-1112	1	IC,	EPROM,	137448-2	200		200W		
23		1 1								
24										
25										
26	136068-1113	1	IC,	EPROM,	137448-2	200		210X		
27	136068-1114	1	IC,	EPROM,	137448-2	200		200X		
28										
29	179178-002	3	CONI	N, RCPI	, 2 CKT			SPEED, BCLK,	VCLK	
1		1 1	NOTE	E: PLAC	E RCPT I	FOR	•			
				SPEE	DON'B					
					ON 'QI					
					ON 'QI					
	:				~	•				
	Í									
		1 1								

											_	
Title	/ ASSY. MULTIS	YNC P	CB				P/L	A046901-	-07		Rev //	Α
GAMES	ENGINEERING		,	PRO	JECT: F	R.D. P	ANORAMA	N. AMEI	RICA			
	LIST SPECIFICA	TION									age 1	01 1
	八			_	vn by: cked by:			4-1-91	Wext As	sy:		
	ATACI				ian Fna				Comm E			
	ATARI G A M E S				j. Eng:		largolin	4-1-91	Comp. F	Y/U	#	4-1-91
				trd	Design	1:			Dual. E	na 🗸		
	DEGGD TD	<b></b>		22.000	ΔDDD			DECORT			2200	1 DDD
PEV A	PRODUCTION RE			1-1-91	Jm	DEV		DESCRIP	PION		DATE	APPR
					y							
ITEM	PART NO	QTY	Γ	escript	tion			Til see ta seem alake Waleston	Ref.	Des:	ignato	cs
1	A044998-02	1	ASSY	, SUB,	MULTISY	NC PC	В					
2												
3	137538-002	1		34010-					150S-GSP			
4	137559-001	1		34012-5					120S-PSP	•		
5	137540-150 137442-150	1			15, RAM 15, RAM				200E 210E			
7	137414-002	l i		68010	LJ, KAN				210E			
8	137543-001	ī		68681					200A			
9	136068-1168	1		PROM, 8	B2S123				195U			
10	:											
11	137412-115 COMMENT	1		SLAPST:	IC , AS SUE	FOR :	ITEM 11		200K			
12 13	136088-2001	1	TC	EDDOM .	137448-2	200			210R			
14	136088-2001	i		-	137 <del>448</del> -2				200R			
15	136088-2003	ī		•	137448-2				2105			
16	136088-2004	1	IC,	EPROM,	137448-2	200			200S		# <b>*</b>	
17	136088-2005	1			137448-2				210T			
18	136088-2006	1			137448-2				200T			
19	136088-2007	1			137448-2				210U			
20	136088-2008	1			137 <del>448</del> -2				200U			
21 22	136088-2009 136088-2010	1			137448-2 137448-2				210V 200V			
23	136088-2010	li		-	137 <del>448-</del> 2				200V 210W			
24	136088-2012	ī			137448-2				200W			
25	136088-2013	1			137448-2				210X			
26	136088-2014	1			137448-2				200X			
27	136088-2015	1		-	137448-2				210Y			
28	136088-2016	1			137448-2	200			200Y	m 17 •-	OT 12	
29	179178-002	3	•	-	, 2 CKT E RCPT I	and a		,	SPEED, BC	TK' M	LLK.	
			MIL		DON'B							
	:				ON 'QI							
	:				ON 'QI							

TITLE / ASSY, MULTISYNC BOARD SET	P/L A049345-01	REV / C
	PROJECT: RACE DR. PANORAMA MODEL NO: NORTH AMERICAN	PAGE 1 OF 1



Drawn by: STAFF
Checked by: L.FRITTS 4/1/91
Design Eng: Comp. Eng:
Proj. Eng: RMoncrief 4/1/91 Mfg. Eng: Wrightnour 4/91

	GAMES			Proj. Eng: RMoncrief 4/1/91 Mrg. Eng: Wrighthou							nour 4/
<del></del>		<del></del>		Inc	l. Desig	n:			Qual. Eng:		
REV	DESCRIPT	ION		DATE	APPR	REV	I	DESCRIPT	ION	DATE	APPR
A B C	PRODUCTION REL PER ECN 14206 PER ECN 14247		#15±	4/18/9: 5/7/91	ĘΩ						
ITEM	PART NO	QTY				DESC	RIPTION				
1 2 3 4 5 6	A046901-07 A047046-04	1			SYNC PCE R ADSP I						
8 9 10 11 12 13	178171-1616 72-036S 72-1606F 175014-1025	3 6 6 6	WASHE SCREW	R, LOCI , PAN,	K, EXT, #6-32 X	#6, <i>S</i> 1	X 1, ALA TEEL/ZING X-REC, 2 2, STEEL,	C ZINC			
15 16 17	A047332-01	l	ASSY,	RIBBO	N CABLE,	PCB					
									•		
			·						•		
	1										

Title / ASSY, H.D. COMPACT MULTISYNC PCB	P/L A046901-02	Rev /A
GAMES ENGINEERING PROJECT: PARTS LIST SPECIFICATION	H.D. GERMAN VERSION	Page 1 of 1



Drawn by: STAFF

Checked by:

Applied 6-16-89

Design Eng: Amazoria Comp. Eng:

Proj. Eng:

Myg. Mg. Mg. Comp. Eng:

Ind. Design: Qual. Eng

REV	DESCRIP		DATE	APPR	REV	DESCRIPTION	DATE	APPR	
A	PRODUCTION RE	RODUCTION RELEASE			jm				
1									
			l					L	
ITEM	PART NO	QTY	D	escrip	tion		Ref. Des	signato	rs
	-044000 03	. Т							
1 2	A044998-01	1	ASSY	, SUB,	MULTISY	INC PC	В		
3	137538-002	2	TC.	34010-	50		150s-GSP,55i	-MSP	
4	137559-001	ī		34012-			120S-PSP		
5	137540-150	1	IC,	48T02-	15, RAM		200E		
6	137442-150	1			15, RAM		210E		
7	137414-002	1		68010			190K		
8	137543-001	1	-	68681	00-100		200A		
9		1	IC,	PROM,	82S123		195บ		
11 12 13 14 15 16 17 18 19 20 21 22 23	136068-2202 136068-2203 136068-2204	1 1 1 1	IC, IC, IC,	EPROM, EPROM, EPROM,	137448-2 137448-2 137448-2 137448-2 137448-2	200 200 200 200	210R 200R 210S 200S 210W 200W	jea.	
24 25 26 27 28 29	136068–1113 136068–1114	1 1 3	IC,	EPROM, I, RCPI E: PLAC SPEE BCLK	137448-2 137448-2 1, 2 CKT E RCPT I ED ON 'B CON 'QI	200 FOR B	210X 200X SPEED, BCLK,	<b>NCTK</b>	

Title / ASSY. H.D. COMPACT MULTISY	NC PCB	P/L A046901-06	Rev /	'D	
GAMES ENGINEERING	PROJECT:	RACE DRIVIN, GERMAN		_	,
PARIS LIST SPECIFICATION			Page 1	OI	1



Thrawn by: STAFF Next Assy:
Checked by: A JACKSON 3-12-90

Design Eng: Tomp. Eng:
Proj. Eng: J MARGOLIN 3-20-90

Afg. Eng: D W 3-29-90

Dual Fng: Design: DATE DATE **ADDD** DEV DESCRIPTION DEV DESCRIPTION PRODUCTION RELEASE Α REVISED PER ECN 14009 В 1-91 REVISED PER ECN 14155 C 2-91 Am 2-7-91 D REVISED PER ECN 14166

	: 											
ITEM	PART NO	QIY	De	escript	ion				Re	ef. Des	ignato	rs
TIEM	PART NO	ZIII		SCL IP	-1011						19.200	
1	A044998-02	1	ASSY.	SUB.	MULTISY	NC PC	В					
2	110 11330 02	-	1201,									
3	137538-002	1	IC. 3	34010-	50				150s-0	SP		
4	137559-001	ī		34012-					120S-I	PSP		
5	137540-150	1			15, RAM				200E			
6	137442-150	1	IC,	48z02-	15, RAM				210E			
7	137414-002	1	IC, 6	58010					190K			
8	137543-001	1	IC, 6	58681					200A			
9	136068-1168	1	IC, I	PROM, 8	32S123				195U			
10										to the state or considerate and the state of		
11	137412-115	1	IC, S	SLAPST:	IC				200K			
12	COMMENT		1374	12–117	IS SUB.	FOR :	1374	12-115				
13	136078-5201	1	IC, I	EPROM,	137448-2	200			210R			
14	136078-5202	1			137448-2				200R			
15	136078-5203	1			137 <del>44</del> 8–2				210S			
16	136078-5204	1			137 <del>448-</del> 2				200S		and Ad	
17	136078-5205	1			137448-2				210T			
18	136078-5206	1			137448-2				200T			
19	136078-4007	1			137448-2				210U		,	
20	136078-4008	1			137448-2				200U			
21	136078-4009	1			137448-2				210V			
22	136078-4010	1			137448-2				200V			
23	136078-1011	1			137448-2				210W			
24	136078-1012	1		_	137448-2				200W			
25	136078-1013	1		-	137448-2				210X			
26	136078-1014	1			137448-2				200X			
27	136078-4015	1			137448-2				210Y			
28	136078-4016	1		-	137448-2	200			200Y			
29	179178–002	3			, 2 CKT				SPEED	,BCLK,	CLK	*
			NOTE		E RCPT E							
					DON 'B'							
1					ON 'QE							
				VCLK	ON 'QE	3/2.				•		
1	I											

Title / ASSY, COMPACT MULTISYNC P/L A046901-04 Rev /E

GAMES ENGINEERING PROJECT: RACE DRIVIN NO. AMERICAN

PARTS HIST SPECIFICATION Page 1 of 1



Drawn by: STAFF Next Assy:
Checked by: A JACKSON 3-12-90
Design Fng: Comp. Fng:
Proj. Eng: J MARGOLIN 3-20-90 Mfg. Eng: D W 3-29-90

Dual Fng: Design: השעת ADDD שייעם **VDDD** DEM DESCRIPTION DEV DECCRIPTION PRODUCTION RELEASE Α REVISED PER ECN 14009 В 1126 REVISED PER ECN 14102 C 1-91 D REVISED PER ECN 14148 2-91 Jm 3-7-91 F. REVISED PER ECN 14164

1		REVISED PER EX	N 14.	164 2-91 7 7 1			
ITI	EΜ	PART NO	QTY	Description	Ref. Desi	ignator	S
	1	A044998-02	1	ASSY, SUB, MULTISYNC PCB			
	2	1011330 02	~	1251, 552, 122125110 102			
	3	137538-002	1	IC, 34010-50	150S-GSP		
1	4	137559-001	1	IC, 34012-50	120S-PSP		
	5	137540-150	1	IC, 48TO2-15, RAM	200E		
	6	137442-150	1	IC, 48Z02-15, RAM	210E		
1	7	137414-002	1	IC, 68010	190K		
1	8	137543-001	1	IC, 68681	200A		
1	9	136068-1168	1	IC, PROM, 82S123	195U		
:	10	,		Control of the Contro			
	11	137412-115	1	IC, SLAPSTIC	200K		
	12	COMMENT		137412-117 IS SUB. FOR 137412-115	010-		
	13	136078-5001	1	IC, EPROM, 137448-200	210R		
	14	136078-5002	1	IC, EPROM,137448-200	200R		
•	15	136078-5003	1	IC, EPROM,137448-200	210S		
	16	136078-5004	1	IC, EPROM,137448-200	200S	an	
	17	136078-5005	1	IC, EPROM,137448-200	210T		
	18	136078-5006	1	IC, EPROM,137448-200	200T		
	19	136078-4007	1	IC, EPROM,137448-200	210U		
	20	136078-4008	1	IC, EPROM, 137448-200	200U		
	21	136078-4009	1	IC, EPROM,137448-200	210V 200V		
	22	136078-4010	1	IC, EPROM, 137448-200	210W		
	23	136078-1011	1	IC, EPROM,137448-200 IC, EPROM,137448-200	200W		
	24	136078-1012	1	IC, EPROM, 137448-200	210X		
	25	136078-1013	3-	IC, EPROM, 137448-200	200X		
	26	136078-1014 136078-4015	1	IC, EPROM, 137448-200 IC, EPROM, 137448-200	210Y		
	27 28	136078-4015	1	IC, EPROM, 137448-200	200Y		
	20 29	179178-002	3	CONN, RCPT, 2 CKT	SPEED, BCLK, V	CIK	
	47	1/31/0-002	٦	NOTE: PLACE RCPT FOR			
				SPEED ON 'B'			
				BCLK ON 'QB'			
				VCIK ON 'QB/2'			
1				1022. On #2/-			

Title / ASSY, H.D. COMPACT MULTISY	NC PCB	P/L A046901-03	Rev /A
GAMES ENGINEERING PARTS LIST SPECIFICATION	PROJECT:	H.D. BRITISH VERSION	Page lof l



Drawn by: STAFF

Checked by: G. Lacking 6-16-16

Design Eng: g. majacin

Proj. Eng:

Mig. Eng:

Lacking 6-17-87

Ind. Design: Qual. Eng

	Ind. Design: Qual. Eng:							
DEST	DECORT	WITON.	DAME	מממא	REV	DESCRIPTION	DATE	APPR
REV	DESCRIP		DATE	APPR	REV	DESCRIPTION	DATE	APPR
A	PRODUCTION RE	LEASE	G- 4-F	;- M		•		
ITEM	PART NO	QTY	Descrip	tion		Ref. Des	signato	rs
1 2	A044998-01	1 1	ASSY, SUB,	MULTISY	NC PC	В		
3	137538-002	2 :	IC, 34010-	50		150s-GSP,551	-MSP	
4	137559-001		IC, 34012-			120S-PSP		
5	137540-150		IC, 48T02-			200E		
6	137442-150		IC, 48Z02-			210E		
7	137414-002		IC, 68010			190K		
8	137543-001		IC, 68681			200A		
9	136068-1168		IC, PROM,	825123		195U		
10 11 12 13 14 15 16 17	136068–2101 136068–2102	1 :	IC, EPROM, IC, EPROM,	137 <del>448-</del> 2	200	210R 200R	ar.	
18	136068-2103		IC, EPROM,			210s		
19 20	136068–2104	1 :	IC, EPROM,	137448-2	200	200S		
21	136068-2911		IC, EPROM,			210W		
22 23 24 25	136068–2912	1 :	IC, EPROM,	137448–2	200	200₩		
26	136068-2913	1 1	IC, EPROM,	137448_2	200	210X		
27 28	136068-2914		IC, EPROM,			200x		
29:	179178–002		BCLK	-	' 3 <b>'</b>	SPEED, BCLK, V	<i>I</i> CIK	
	:							



Drawn by: STAFF
Thecked by: A JACKSON 3-12-90

Design Eng: Domo. Eng:
Proj. Eng: J MARGOLIN 3-20-90

Afg. Eng: D W 3-29-90

Dual. Fng: ind. Design: DATE APPR REV REV DESCRIPTION DATE APPR DESCRIPTION PRODUCTION RELEASE Α В REVISED PER ECN 14009 REVISED PER ECN 14147 1-91 C 2-91 Jm 2-7-91 REVISED PER ECN 14165 D

ITEM	PART NO	QTY	Description	Ref. Designators
1	A044998-02	1	ASSY, SUB, MULTISYNC PCB	
2				150g ggp
3	137538-002	1	IC, 34010-50	150S-GSP
4	137559-001	1	IC, 34012-50	120S-PSP
5	137540–150	1	IC, 48T02-15, RAM	200E
6	137442-150	1	IC, 48Z02-15, RAM	210E
7	137414-002	1	IC, 68010	190K
8	137543-001	1	IC, 68681	200A
9	136068-1168	1	IC, PROM, 82S123	195บ
10		١, ١		200K
11	137412-115	1	IC, SLAPSTIC	200K
12	COMMENT		137412-117 IS SUB. FOR 137412-115	210R
13	136078-5001	1	IC, EPROM, 137448-200	210R 200R
14	136078-5002	1	IC, EPROM, 137448-200	
15	136078-5003	1	IC, EPROM, 137448-200	210S 200S
16	136078-5004	1	IC, EPROM,137448-200	2.00°F
17	136078-5005	1	IC, EPROM, 137448-200	210T 200T
18	136078-5006	1	IC, EPROM, 137448-200	
19	136078-4007	1	IC, EPROM, 137448-200	2100
20	136078-4008	1	IC, EPROM, 137448-200	200U 210V
21	136078-4009	1	IC, EPROM, 137448-200	200V
22	136078-4010	1	IC, EPROM, 137448-200	200V 210W
23	136078-1111	1	IC, EPROM, 137448-200	200W
24	136078-1112	1	IC, EPROM,137448-200 IC, EPROM,137448-200	210X
25	136078-1013		IC, EPROM, 137448-200	200X
26	136078-1014	1	IC, EPROM, 137448-200	200X 210Y
27	136078-4015	1		200Y
28	136078-4016	3	IC, EPROM, 137448-200	SPEED, BCLK, VCLK
29	179178–002	3	CONN, RCPT, 2 CKT NOTE: PLACE RCPT FOR	Semily Bulky Vulk
1			SPEED ON 'B'	
			BCLK ON 'QB'	
1	;		VCLK ON 'QB/2'	
	•		VOLA UN QD/2	

Title / ASSY, STUN RUNNER MULTISYNC	PCB	P/L A046901-51	Rev	/C	
GAMES ENGINEERING PR	OJECT:	STUN RUNNER(IRELAND)	Page	l of	٠,



Drawn by: STAFF

Checked by: A.J.

Design Eng: J. Wangelon

Proj. Eng: W. R. dicker

Proj. Eng: 9-22-89

Ind. Design: Qual. Eng:

					. Design	• •		Quai. Eig	• ,	
REV	DESCRIP	TION		DATE	APPR	REV	DESCR	IPTION	DATE	APPR
С	PRODUCTION RE	LEASE		7-21-59	tm.					
					ľ					
									- 1	
ITEM	PART NO	QTY	I	escrip	tion			Ref. D	esignato	rs
	-044000 11	<del>Т</del> , т				D20 D0				
1	A044998-11	1	ASS	, SUB,	MULTIS	anc PC	В			
2 3	137538-002	1	TC	34010-	50			150S-GSP,		
4	137559-001	i		34010-				120S-PSP		
5	T3/332-00T		10,	J-1012-	-J-0			1200-101		
6	137442-150	2	IC,	48Z02-	15, RAM			200E,210E		
7	137414-002	$-\bar{i}$	-	68010	- ,		mente de communicación de descripción de descripción de descripción de descripción de descripción de communicación de descripción de descripc	190K		MANAGER STANDARD AND STANDARD
8	137412-117	1	IC,	SLAPSI	IC			200K		
9	; ;									
10										
11	į									
12	106050 0101	.			Jac 10 00		7454 000	21.05		
13	136070-2101	1	•	•		•	7454–200 7454–200	210R 200R		
14	136070-2102	1		-	_	-	7454–200	200R 210S		
15	136070-2003 136070-2004	1	-	-	-	-	137448-200 137448-200	210S 200S		
16 17	136070-2004	1	-	-			137 <del>448</del> –200	210T	AT T	
18	136070-2006	ĺi					137448-200	200T		
19	136070-2107	1					7454–200	210U		
20	136070-2108	l il	-	•	-	-	7454-200	200U		
21	136070-2109	i					7454–200	210V		
22	136070-2110	līl					7454-200	200V		
23	136070-2111	ī	IC,	EPROM,	27C512,	200NS,	137448-200	210W		
24	136070-2112	1	IC,	EPROM,	27C512,	200NS,	137448-200	200W		
25							•			
26	·	ŀ								
27	·									
28	150150 000		<b></b> -					anne		
29	179178-002	4			, 2 CKT			SPEED, BCL	(, VCLK	
			NOT		E RCPT					
					A' 1410 CE Q' 1420					
		] ]			C ON 'Q					
			NOT		CON Q	D/ 4				
					SEMBLY	DRAWTN	G A044998-11			
	· .			Jul Pk		~** *1 TT				

			1		
Title / ASSY, STUN RUNNER MULTISY	NC PCB	P/L A046901-11	Rev	/D	
GAMES ENGINEERING	PROJECT:	STUN RUNNER		3	
LYNCID TITOL DELECTE ICULTON			rage	T OF	



Drawn by: STAFF Next Assy:
Checked by: A.J.

Design Eng: J MARGOLIN Comp. Eng:
Proj. Eng: E ROTBERG Mfg. Eng: D W

				Ind	. Design	1:		Qual. Eng:		
REV	DESCRIP	TIT∩NT		באתובי	A DIDID	DEW	DESCRIP	TITONT.	DATE	APPR
A B C D	PRODUCTION RE REV PER ECN 1 REV PER ECN 1 REV PER ECN 1	LEASE 3566 3641	1 40°					TION	DATE	APPR
ITEM	PART NO	QTY	Ι	escrip	tion			Ref. Des	signato	rs
1	A044998-11	1	ASSY	, SUB,	MULTISY	NC PC	В			
2 3 4 5	137538-002 137559-001	1 1	•	34010- 34012-				150s-gsp, 120s-psp		
6 7 8	137442-150 137414-002 137412-117	2 1 1	IC,	48Z02- 68010 SLAPST	15, RAM			200E,210E 190K 200K	-	
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	136070-2101 136070-2102 136070-2103 136070-2104 136070-2105 136070-2107 136070-2108 136070-2109 136070-2110 136070-2111 136070-2111	1 1 1 1 1 1 1 1	IC, IC, IC, IC, IC, IC, IC,	OTP, 27 EPROM, EPROM, EPROM, OTP, 27 OTP, 27 OTP, 27 OTP, 27	C512,200 27C512,2 27C512,2 27C512,2 27C512,200 C512,200 C512,200 C512,200 C512,200	0NS, 13 200NS, 200NS, 200NS, 200NS, 13 0NS, 13 0NS, 13 0NS, 13	137448-200 137448-200 137448-200 137448-200 7454-200 7454-200	210R 200R 210S 200S 210T 200T 210U 200U 210V 200V 210W 200W		
29	4 179178–002	4		E: PLAC SPEE BCLK	', 2 CKT E RCPT I D ON 'A' ON 'QI ON 'QI	'B' 3'		SPEED, BCLK, V	CLK	

TITLE / PROGRAMMED MEMORY & LOGIC	, MULTISYNC	PCB	P/L A046901-21P	REV / A
		STEEL 52300	TALONS	PAGE 1 OF 1



Drawn by: COMPONENTS ENG Next Assy:

Checked by: J BELL GAMA,

Design Eng: Comp. Eng:

Proj. Eng: Staga 9/20/91 Mfg. Eng: 19-20-91

Ind. Design: Qual. Eng:

				i. Desig	,			lar. Ha	•		
REV	DESCRIPT	ION	DATE	APPR	REV	DES	CRIPTIO	ON	DATE	APPR	
A	PRODUCTION REL		9/19/9	E,Z							
ITEM	PART NO	  QTY			DESCI	RIPTION	CI	HECKSUM	REV		
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17	136087-1001 136087-1002 136087-1004 136087-1005 136087-1006 136087-1009 136087-1010 136087-1010 136087-1011 136087-1012 136087-1014 136087-1015 136087-1016 136087-9001	1 IC,	PR EPROI PR EPROI	M, STEEL	TALONS	5,137448-20 6,137448-20 6,137448-20 6,137448-20 6,137448-20 6,137448-20 6,137448-20 6,137448-20 6,137448-20 6,137448-20 6,137448-20 6,137448-20 6,137448-20 6,137448-30 6,137448-30 6,137448-30 6,137448-30 6,137448-30	0,200R 0,210S 0,200S 0,210T 0,200T 0,210U 0,200U 0,210V 0,200W 0,210W 0,200W 0,210X 0,200X 0,210Y 0,200Y	9502 A903 E604 5C05 4106 3C07 BE08 1E09 D510 8811 D712 2A13 E614 3E15	A B B B B B A A A A A A A A A		

Title / ASSY, STEEL TALONS, MU	LTISYNC PCB	P/L A046901-21	Rev /B
GAMES ENGINEERING	PROJECT:	STEEL TALONS	Page 1 of 1




Drawn by: STAFF
Checked by: FRITTS 6-3-91

Design Eng: MARGOLIN 6-17-91 Comp. Eng:
Proj. Eng: Ed 299 10.7.91 Mfg. Eng: D W 6-17-91

nd. Design: W Qual. Eng:

	GAMES		Ind.	. Design	1: \	$\mathcal{N}_{}$	Qual.	Eng:	
REV	DESCRIP	TTON	DATE	APPR	REV	D	ESCRIPTION	DATE	APPR
A B	A PRODUCTION RELEASE			EL.					
TEM	PART NO	QTY	Descrip	tion			Ref	. Designat	ors
1 2 3 4 5 6 7 8 9	A044998-03 A046901-21P 137538-002 137559-001 137540-150 137442-150 137414-002 137545-001 179178-002	1 PR 2 IC 1 IC 1 IC 1 IC 1 IC 3 CC	BCLK	MEMORY 50 50 15, RAM 15, RAM	AND L	OGIC	150S-GSP,55L-MSP 120S-PSP 200E 210E 190K 30D SPEED,BCLK,VCLK		
								e e	



	REVISIONS									
SYM	SESCRIPTION	DATE	INCOMP	CHECK	APPRO <sub>VED</sub>					
A	PRODUCTION RELEASE	3-8	DIEU	AJ	JM RM					
В	REV PER ECN 19481	5-25	DIEU	AJ	JH					
С	REV PER ECN 19482		DIEU	-AJ	JH					
D	REV PER ECN 19517		G.R.P.	4.0.	3/					
E	REV PER ECN 13817	4=5	DIEU	91.	9201					
F	REV PER ECN 14093	11-26	LBF	500	pas					

## NOTE:

1. PLACE RCPT FOR SPEED ON 'B' -BCLK ON 'QB' -VCLK ON 'QB/2'

9046901 HARD DRIVIN		DO NOT SCALE	DR PHIN BY	DATE 9-8-89	ozon.	STERL DEES DIE.			
		UMLESS OTHERNISE SPECIFIED DIMENSIONS FRE IN INCHES TOLERWICES ON:	CHECKED BY  A JACKSON  ENOR, ELECT	3-29-89 DATE	ATARI	675 SYCHORE DRIVE MILPITRS, CR 95895			
NEXT ASSY	FIRST USED ON	mount in .m =t .m	J MARGOLIN	3-29-89	TITLE OCCEMBLY				
WILLY TO SILL PERSONE RECEIVED THIS DESIGNATION WILLY STATE OF THE DESIGNATION OF THE SITE		.xx = 2 .01 .xxx = ± .005 PRITERIAL: SEE P/L R044998-01	PROJ ENCR	DATE 2-99-R9	ASSEMBLY,				
			MFC ENGR D WRICHTNOUR	DATE 9-30-89	SUB	THE PARTY OF THE P			
		A046901-01			MUL	TISYNC F	LB		
		FINISH:			D A041	1998-01	F		
			1		000 F				

